

*sub
A6*

WHAT IS CLAIMED IS:

- 5 1. A semiconductor integrated circuit device comprising:
 a first power-on detection circuit responsive to a first power supply
 voltage for detecting power-on of said first power supply voltage to activate
 a first power-on detection signal according to a result of detection;
 a second power-on detection circuit responsive to a second power
 supply voltage for detecting power-on of said second power supply voltage
 to activate a second power-on detection signal according to a result of
 detection; and
 a main power-on detection circuit coupled to the first and second
 power-on detection circuits for generating a main power-on detection signal
 rendered active while at least one of the first and second power-on detection
 signals is active.
- 10 2. The semiconductor integrated circuit device according to claim 1,
 wherein said main power-on detection circuit comprises
 a first reset element responsive to activation of said first power-on
 detection signal for resetting a first node to a first voltage level,
 a second reset element responsive to activation of said second power-
 on detection signal for resetting said first node to said first voltage level,
 and
 a circuit coupled to said first node and receiving said first power
 supply voltage as an operation power supply voltage for inactivating said
 main power-on detection signal and setting said first node to a second
 voltage level when both of said first and second power-on detection signals
 are inactivated.
- 10 5 3. The semiconductor integrated circuit device according to claim 1,
 further comprising a converting voltage application detection circuit
 receiving a voltage different in voltage level from said second power supply
 voltage as an operation power supply voltage for converting a voltage level
 of said main power-on detection signal to generate a converted voltage

application detection signal.

4. The semiconductor integrated circuit device according to claim 1, further comprising:

an internal voltage generation circuit for generating an internal voltage from said first power supply voltage, said internal voltage differing in voltage level from said second power supply voltage; and

5 an internal circuit reset when said main power-on detection signal is activated, and activated, when said main power-on detection signal is inactivated, for converting a signal having an amplitude of said second power supply voltage level into a signal having an amplitude of the internal voltage level.

10 5. The semiconductor integrated circuit device according to claim 4, wherein said internal voltage is a boosted voltage higher in voltage level than said first power supply voltage.

6. The semiconductor integrated circuit device according to claim 4, wherein said internal voltage is a down-converted voltage lower in voltage level than said first power supply voltage.

5 7. The semiconductor integrated circuit device according to claim 1, wherein the first and second power supply voltages are applied to a storage device and said second power supply voltage is applied to a logic circuit, the storage device and the logic circuit being integrated on a common semiconductor chip.

8. The semiconductor integrated circuit device according to claim 1, wherein said main power-on detection signal has an amplitude of the first power supply voltage level, and

said semiconductor integrated circuit device further comprises:

5 an internal voltage generation circuit for generating, from said first power supply voltage, an internal voltage different in voltage level from

Sub A7

said second power supply voltage;

an internal signal generation circuit for generating an internal signal having an amplitude of the internal voltage level from a signal having an amplitude of the second power supply voltage level, said internal signal generation circuit including a buffer circuit receiving said internal voltage as an operation power supply voltage for generating said internal signal; and

15 a converting voltage application detection circuit for converting said main power-on detection signal into a converted voltage application detection signal having an amplitude of said internal voltage level and applying the converted voltage application detection signal to said buffer circuit, said buffer circuit being reset when said converted voltage application detection signal is activated.

9. The semiconductor integrated circuit device according to claim 8, wherein said internal voltage generation circuit includes a boosting circuit for boosting said first power supply voltage to generate said internal voltage.

10. The semiconductor integrated circuit device according to claim 8, wherein said internal voltage generation circuit includes an internal down-converting circuit for down-converting said first power supply voltage to generate an internal power supply voltage as said internal voltage.

11. A semiconductor integrated circuit device comprising:
an internal voltage generation circuit receiving a first power supply voltage and generating, from said first power supply voltage, an internal voltage different in voltage level from said first power supply voltage;
5 an internal voltage application detection circuit for activating an internal voltage power-up detection signal according to a voltage level of said internal voltage;
a power-on detection circuit for detecting power-on of a second power supply voltage to activate a power-on detection signal according to a result

*Concord
A7*

10 of detection; and

a main power-on detection circuit responsive to said internal voltage power-up detection signal and said power-on detection signal for generating a main power-on detection signal rendered active while at least one of said internal voltage power-up detection signal and said power-on detection signal is active.

15

12. The semiconductor integrated circuit device according to claim 11, further comprising an internal signal generation circuit inactivated when the main power-on detection signal from said main power-on detection circuit is activated, and activated, when said main power-on detection signal is inactivated, for generating an internal signal having an amplitude of said internal voltage level from a signal having an amplitude of said second power supply voltage level.

13. The semiconductor integrated circuit device according to claim 12, wherein

5 said internal signal generation circuit includes a buffer circuit receiving said internal voltage as an operation power supply voltage and generating said internal signal, said buffer circuit being reset when said main power-on detection signal is activated and buffering a level converted signal to generate said internal signal when said main power-on detection signal is inactivated.

14. The semiconductor integrated circuit device according to claim 11, wherein said main power-on detection signal is a signal having an amplitude of said internal voltage level, and

5 said integrated circuit device further comprises

a level conversion circuit for converting a voltage level of said main power-on detection signal to generate a converted voltage application detection signal, and

an internal signal generation circuit inactivated when said converted voltage application detection signal is activated and activated, when said

5

10 converted voltage application detection signal is inactivated, for converting a level of a signal having an amplitude of said second power supply voltage level to generate an internal signal having an amplitude equal to an amplitude of said converted voltage application detection signal.

15. The semiconductor integrated circuit device according to claim 14, further comprising an internal power supply circuit for generating, from said first power supply voltage, an internal power supply voltage different in voltage level from said internal voltage, wherein

5 said internal signal generation circuit includes a buffer circuit receiving said internal power supply voltage as an operation power supply voltage and buffering a level converted signal for outputting, said buffer circuit having an internal node being reset when said converted voltage application detection signal is activated.

16. The semiconductor integrated circuit device according to claim 11, wherein said internal voltage generation circuit includes a boosting circuit for boosting said first power supply voltage.

17. The semiconductor integrated circuit device according to claim 11, wherein said internal voltage generation circuit includes a down-converting circuit for down-converting said first power supply voltage to generate said first internal voltage.

18. The semiconductor integrated circuit device according to claim 11, wherein the first and second power supply voltages are applied to a storage device and said second power supply voltage is applied to a logic circuit, said storage device and said logic circuit being integrated on a common semiconductor chip.

5
Sub A8
19. A semiconductor device receiving a plurality of power supply voltages for operation, comprising
a plurality of power-up detection circuits provided for the respective

Concld A8

power supply voltages and detecting power-up of the respective power supply voltages to generate power-up detection signals corresponding to the respective power supply voltages; and

10 a main power-on detection circuit coupled to receive the power-up detection signals for activating a main power-up detection signal while at least one of the power-up detection signals are active, to hold an internal circuit in a reset state.

20. A semiconductor device comprising:

internal voltage generation circuitry coupled to receive at least one power supply voltage and generating, from said at least one power supply voltage, a plurality of internal voltage differing in voltage level from each other and from said at least one power supply voltage;

5 internal voltage power-up detection circuitry provided for at least one of the plurality of internal voltages and detecting power-up of the at least one internal voltage in accordance with a voltage level of said at least one internal voltage for generating at least one internal voltage power-up detection signal for said at least one internal voltage;

10 power-on detection circuitry provided for at least one power source voltage other than said at least one power supply voltage, for detecting power-on of said at least one power source voltage in accordance with a voltage level of said at least one power source voltage to generate at least one power-on detection signal for the respective at least one power source voltage; and

15 main power-on detection circuit responsive to said at least one internal voltage power-up detection signal and said at least one power-on detection signal for generating a main power-on detection signal made active while at least one of said at least one internal voltage power-up detection signal and said at least one power-on detection signal is active, to hold an internal circuit in a reset state.

*(Add A7
B)*